# 80x86 Instructions 

Part 2

Haibo Wang<br>ECE Department<br>Southern Illinois University<br>Carbondale, IL 62901

## Arithmetic Instructions

- ADD Destination, Source
- Destination + Source $\rightarrow$ Destination
- Destination and Source operands can not be memory locations at the same time
— It modifies flags AF CF OF PF SF ZF
- ADC Destination, Source
- Destination + Source + Carry Flag $\rightarrow$ Destination
- Destination and Source operands can not be memory locations at the same time
- It modifies flags AF CF OF PF SF ZF
- INC Destination
- Destination + $1 \rightarrow$ Destination
- It modifies flags AF OF PF SF ZF (Note CF will not be changed)
- DEC Destination
- Destination-1 $\rightarrow$ Destination
- It modifies flags AF OF PF SF ZF (Note CF will not be changed)


## Arithmetic Instructions

- SUB Destination, Source
- Destination - Source $\rightarrow$ Destination
- Destination and Source operands can not be memory locations at the same time
— It modifies flags AF CF OF PF SF ZF
- SBB Destination, Source
— Destination - Source - Carry Flag $\rightarrow$ Destination
- Destination and Source operands can not be memory locations at the same time
- It modifies flags AF CF OF PF SF ZF
- CMP Destination, Source
- Destination - Source (the result is not stored anywhere)
- Destination and Source operands can not be memory locations at the same time
- It modifies flags AF CF OF PF SF ZF (if ZF is set, destination = source)


## Arithmetic Instructions

$\square$ MUL Source

- Perform unsigned multiply operation
- If source operand is a byte, $\boldsymbol{A X}=\boldsymbol{A L} *$ Source
- If source operand is a word, $(\boldsymbol{D X} \boldsymbol{A X})=\boldsymbol{A X} *$ Source
- Source operands can not be an immediate data
- It modifies CF and OF (AF,PF,SF,ZF undefined)
- IMUL Source
- Perform signed binary multiply operation
- If source operand is a byte, $\boldsymbol{A X}=\boldsymbol{A L} *$ Source
- If source operand is a word, $(\boldsymbol{D X} \boldsymbol{A X})=\boldsymbol{A X}$ * Source
- Source operands can not be an immediate data
- It modifies CF and OF (AF,PF,SF,ZF undefined)
$>$ Examples:

| MOV AL, 20H | MOV AL, 20H |
| :--- | :--- |
| MOV CL, 80H | MOV CL, 80H |
| MUL CL | IMUL CL |

## Arithmetic Instructions

- DIV Source
- Perform unsigned division operation
— If source operand is a byte, $A L=A X /$ Source; $A H=$ Remainder of $A X /$ Source
- If source operand is a word, $A X=(D X A X) /$ Source; $D X=$ Remainder of $(D X A X) /$ Source
- Source operands can not be an immediate data
- IDIV Source
- Perform signed division operation
- If source operand is a byte, $A L=A X /$ Source; $\boldsymbol{A H}=$ Remainder of $A X /$ Source
- If source operand is a word, $\boldsymbol{A X}=(\boldsymbol{D X} \boldsymbol{A X}) /$ Source; $\boldsymbol{D X}=$ Remainder of $(\boldsymbol{D X} \boldsymbol{A X}) /$ Source
- Source operands can not be an immediate data
$>$ Examples:

```
MOV AX, }
MOV AL, -5
MOV BL, 2
    MOV BL,2
    DIV BL
    IDIV BL
```


## Arithmetic Instructions

- NEG Destination
$-0-$ Destination $\rightarrow$ Destination (the result is represented in 2's complement)
- Destination can be a register or a memory location
- It modifies flags AF CF OF PF SF ZF
- CBW
- Extends a signed 8-bit number in AL to a signed 16-bit data and stores it into AX
- It does not modify flags
$\square$ CWD
- Extends a signed 16-bit number in AX to a signed 32-bit data and stores it into DX and AX. DX contains the most significant word
- It does not modify flags
* Other arithmetic instructions:

DAA, DAS, AAA, AAS, AAM, AAD

## Logical Instructions

$\square$ NOT Destination

- Inverts each bit of the destination operand
- Destination can be a register or a memory location
- It does not modify flags
- AND Destination, Source
- Performs logic AND operation for each bit of the destination and source; stores the result into destination
- Destination and source can not be both memory locations at the same time
- It modifies flags: CF OF PF SF ZF
- OR Destination, Source
- Performs logic OR operation for each bit of the destination and source; stores the result into destination
- Destination and source can not be both memory locations at the same time
- It modifies flags: CF OF PF SF ZF


## Logical Instructions

- XOR Destination, Source
- Performs logic XOR operation for each bit of the destination and source; stores the result into destination
- Destination and source can not be both memory locations at the same time
- It modifies flags: CF OF PF SF ZF
- TEST Destination, Source
- Performs logic AND operation for each bit of the destination and source
- Updates Flags depending on the result of AND operation
- Do not store the result of AND operation anywhere


## Bit Manipulation Instructions

- SHL(SAL) Destination, Count
- Left shift destination bits; the number of bits shifted is given by operand Count
- During the shift operation, the MSB of the destination is shifted into CF and zero is shifted into the LSB of the destination
- Operand Count can be either an immediate data or register CL
- Destination can be a register or a memory location
- It modifies flags: CF OF PF SF ZF

- SHR Destination, Count
- Right shift destination bits; the number of bits shifted is given by operand Count
- During the shift operation, the LSB of the destination is shifted into CF and zero is shifted into the MSB of the destination
- Operand Count can be either an immediate data or register CL
- Destination can be a register or a memory location
- It modifies flags: CF OF PF SF ZF



## Bit Manipulation Instructions

- SAR Destination, Count
- Right shift destination bits; the number of bits shifted is given by operand Count
- The LSB of the destination is shifted into CF and the MSB of the destination remians the same
- Operand Count can be either an immediate data or register CL
- Destination can be a register or a memory location
- It modifies flags: CF PF SF ZF



## Bit Manipulation Instructions

- ROL Destination, Count
- Left shift destination bits; the number of bits shifted is given by operand Count
- The MSB of the destination is shifted into CF, it also goes to the LSB of the destination
- Operand Count can be either an immediate data or register CL
- Destination can be a register or a memory location
- It modifies flags: CF OF

$\square$ ROR Destination, Count
- Right shift destination bits; the number of bits shifted is given by operand Count
- The LSB of the destination is shifted into CF, it also goes to the MSB of the destination
- Operand Count can be either an immediate data or register CL
- Destination can be a register or a memory location
- It modifies flags: CF OF



## Bit Manipulation Instructions

$\square$ RCL Destination, Count

- Left shift destination bits; the number of bits shifted is given by operand Count
- The MSB of the destination is shifted into CF; the old CF value goes to the LSB of the destination
- Operand Count can be either an immediate data or register CL
- Destination can be a register or a memory location
- It modifies flags: CF OF PF SF ZF

$\square$ RCR Destination, Count
- Right shift destination bits; the number of bits shifted is given by operand Count
- The LSB of the destination is shifted into CF, the old CF value goes to the MSB of the destination
- Operand Count can be either an immediate data or register CL
- Destination can be a register or a memory location
- It modifies flags: CF OF PF SF ZF



## Program Transfer Instructions

- JMP Target
- Unconditional jump
- It moves microprocessor to execute another part of the program
- Target can be represented by a label, immediate data, registers, or memory locations
- It does not affect flags
$>$ The execution of JMP instruction


Next Instruction
Address


## Program Transfer Instructions

Intrasegment transfer $\boldsymbol{\nu} . \boldsymbol{s}$. Intersegment transfer

- Intrasegment transfer: the microprocessor jumps to an address within the same segment
- Intersegment transfer: the microprocessor jumps to an address in a difference segment
- Use assembler directive near and far to indicate the types of JMP instructions
- For intrasegment transfer, we can provide only new IP value in JMP instructions. For Example: JMP 1000H
- For intersegment transfer, we need provide both new CS and IP values in JMP instructions For Example: JMP 2000H : 1000H


## Direct Jump v.s. Indirect Jump

- Direct Jump: the target address is directly given in the instruction
- Indirect Jump: the target address is contained in a register or memory location


## Short Jump

- If the target address is within +127 or -128 bytes of the current instruction address, the jump is called a short jump
- For short jumps, instead of specifying the target address, we can specify the relative offset (the distance between the current address and the target address) in JMP instructions.


## Program Transfer Instructions

$>$ Conditional Jumps

- JZ: Label_1
- If $\mathrm{ZF}=1$, jump to the target address labeled by Label_1; otherwise, do not jump
- JNZ: Label_1
- If $\mathrm{ZF}=0$, jump to the target address labeled by Label_1; otherwise, do not jump
$>$ Other Conditional Jumps

| JNC | JAE | JNB | JC | JB | JNAE | JNG |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| JNE | JE | JNS | JS | JNO | JO | JNP |
| JPO | JP | JPE | JA | JBNE | JBE | JNA |
| JGE | JNL | JL | JNGE | JG | JNLE | JLE |

- JCXZ: Label_1
- If CX $=0$, jump to the target address labeled by Label_1; otherwise, do not jump


## Program Transfer Instructions

- LOOP Short_Label
- It is limited for short jump
- Execution Flow:

$$
\begin{aligned}
& C X=C X-1 \\
& \text { If CX ! }=0 \text { Then } \\
& \quad \text { JMP Short_Label } \\
& \text { End IF }
\end{aligned}
$$

- LOOPE/LOOPZ Short_Label

$$
\begin{aligned}
& C X=C X-1 \\
& \text { If } C X!=O \& Z F=1 \text { Then } \\
& \quad \text { JMPShort_Label } \\
& \text { End IF }
\end{aligned}
$$

- LOOPNE/LOOPNZ Short_Label

$$
\begin{aligned}
& C X=C X-1 \\
& \text { If } C X!=0 \& Z F=0 \text { Then } \\
& \quad \text { JMP Short_Label } \\
& \text { End IF }
\end{aligned}
$$

## Processor Control Instructions

$\square$ CLC
$\square$ STC
$\square$ CMC
$\square$ CLD

- STD
$\square$ CLI
$\square$ STI
$\square$ HLT
$\square$ NOP
$\square$ LOCK

Clear carry flag
Set carry flag
Complement carry flag
Clear direction flag
Set direction flag
Clear interrupt-enable flag
Set interrupt-enable flag
Halt microprocessor operation
No operation
Lock Bus During Next Instruction

