



DIGITAL DESIGN FLOW

For EDA Tools:
Synopsys Design Compiler
Cadence SOC Encounter

July 2012



Iran's Center for Integrated Circuits (ICIC)




LOGIC SYNTHESIS

SYNOPSYS DESIGN VISION




Iran's Center for Integrated Circuits (ICIC)

Digital Design Flow





Front-end

Back-end




Starting Design Vision

```
[user#@ICICHP home]$ cd digital_workshop/synthesis  
[user#@ICICHP synthesis]$ design_vision
```




Setup

File -> Setup




/home/pouri/digital_workshop/synthesis/.synopsys_dc.setup




RTL HDL Model Analysis

File -> Analyze




analyze -library WORK -format vhdl




Design elaboration



File -> Elaborate



```
elaborate ADDSUB -architecture DFL -library WORK -parameters  
"NBITS = 8"
```




Create design Schematic




Design Environment Definition

Attributes -> Operating Environment -> operating Condition




```
set_operating_conditions -library slow slow
```




Design Environment Definition



Attributes -> Operating Environment -> Wire Load



```
set_wire_load_model -name tsmc18_wl10 -library slow
```





Design Constraint Definition



Design Constraint Definition

Attributes -> Specify Clock...



```
create_clock -name "clk"  
-period 10 -waveform {0 5}{ clk }
```



Design Constraint Definition


Attributes -> Optimization Constraints -> Design Constraints...

`set_max_area 0`




Design Mapping and Optimization

Design -> Compile Ultra...



```
compile_ultra -map_effort medium -area_effort medium
```




Report Generation and Outputs

Design -> Report Area...


Timing -> Report Timing Path

```
write -hierarchy -format ddc -output ./out/addsub.ddc
```

```
write -hierarchy -format verilog -output ./out/addsub.v
```




STANDARD CELL PLACEMENT AND ROUTING CADENCE SOC ENCOUNTER



Iran's Center for Integrated Circuits (ICIC)


Digital Design Flow

We are here





Front-end

Back-end



Starting SOC Encounter


```
[user#@ICICHP home]$ cd digital_workshop/place_Route  
[user#@ICICHP place_Route]$ encounter
```



Setting



gedit source/addsub_NBITS8.conf

```
#####
#           #
# FirstEncounter Input configuration file  #
#           #
#####
# Created by First Encounter v08.10-s338_1 on Sat Nov 12 12:31:56 2011
global rda_Input
set cwd /home/pouri/digital_workshop/place_Route
set rda_Input(import_mode) {-treatUndefinedCellAsBbox 0 -
                           keepEmptyModule 1 -useLefDef56 1 }
```





Design Import

Design -> Design Import





Design Import

Design -> Design Import





Design Import





Floorplan Specification

Floorplan -> Specify Floorplan





Power Planning- Add Rings

Power -> Power Planning -> Add Rings





Power Planning- Add Rings





Power Planning- Add Stripes

Power -> Power Planning -> Add Stripes





Power Planning- Add Stripes





Global Net Connection

Floorplan -> Connect Global Nets





Sroute

Route -> Special Route...





Sroute





Operating Conditions Definition

Timing -> Analysis Condition -> Specify Operating Condition/PVT...





Core Cell Placement

Place -> Standard Cells...





Core Cell Placement

Place -> Standard Cells...-> Mode





Core Cell Placement

Design -> Save Design As ... -> SoCE



Post-Placement Timing Analysis


Timing -> Analyze Timing...



Post-Placement Timing Analysis



timeDesign Summary							
Setup mode	all	reg2reg	in2reg	reg2out	in2out	clkgate	
WNS (ns):	6.042	6.042	9.034	N/A	N/A	N/A	
TNS (ns):	0.000	0.000	0.000	N/A	N/A	N/A	
Violating Paths:	0	0	0	N/A	N/A	N/A	
All Paths:	48	8	48	N/A	N/A	N/A	

DRVs	Real			Total	
	Nr nets(terms)	Worst Vio		Nr nets(terms)	
max_cap	0 (0)	0.000		0 (0)	
max_tran	0 (0)	0.000		0 (0)	
max_fanout	0 (0)	0		0 (0)	





Clock Tree Synthesis



Clock -> Design Clock...



Clock Tree Synthesis





Clock Tree Synthesis





Design Routing

Route -> NanoRoute -> Route





Design Routing





Post-Routing Timing Optimization and Analysis

Timing -> Optimize...





Filler Cell Placement

Place -> Physical Cells -> Add Filler...





Filler Cell Placement





Design Checks

Verify -> Verify Connectivity...



Design Checks

Verify -> Verify Geometry...




Report Generation

Design -> Report -> Netlis Statistics...

```
encounter 1> *** Statistics for net list addsub_NBITS8 ***
Number of cells      = 1774
Number of nets       = 104
Number of tri-nets   = 0
Number of degen nets = 0
Number of pins       = 289
Number of i/os        = 27



Number of nets with   2 terms = 78 (75.0%)
Number of nets with   3 terms = 16 (15.4%)
Number of nets with   4 terms = 2 (1.9%)
Number of nets with   5 terms = 1 (1.0%)
Number of nets with   9 terms = 4 (3.8%)
Number of nets with >=10 terms = 3 (2.9%)

*** 17 Primitives used:
Primitive XOR3X2 (2 insts)
Primitive ADDFX2 (12 insts)
Primitive AND2X2 (1 insts)
Primitive AOI22X1 (8 insts)
Primitive CLKBUFX2 (4 insts)
Primitive DFFRHQX1 (24 insts)
Primitive INVX1 (19 insts)
Primitive OR2X2 (1 insts)
Primitive XNOR2X1 (1 insts)
Primitive XOR2X1 (1 insts)
Primitive FILL1 (40 insts)
Primitive FILL16 (120 insts)
Primitive FILL2 (41 insts)
Primitive FILL32 (28 insts)
Primitive FILL4 (136 insts)
Primitive FILL64 (1209 insts)
Primitive FILL8 (127 insts)
*****
```





Report Generation

Design -> Report -> Gate Count...



Report Generation




Design -> Report -> Summary...



Post-Route Timing Data Extraction



Timing -> Extract RC...

Timing -> Calculate Delay...





Post-Route Netlist Generation

Design -> Save -> Netlist



GDSII File Generation

Design -> Save -> GDS/OASIS



The background features a light gray grid pattern. Overlaid on the grid are several thick, flowing blue lines of varying shades. These lines create a sense of motion, with some curving upwards and others downwards, resembling stylized waves or ribbons.

Thanks For your
Attention