Verilog HDL Introduction

These slides are based on Mano book

Types of HDL

- There are two standard HDL's that are supported by IEEE.
 - VHDL (Very-High-Speed Integrated Circuits Hardware Description Language) Sometimes referred to as VHSIC HDL, this was developed from an initiative by US. Dept. of Defense.
 - **Verilog HDL** developed by Cadence Data systems and later transferred to a consortium called *Open Verilog International* (OVI).

Verilog

- Verilog HDL has a syntax that describes precisely the legal constructs that can be used in the language.
- It uses about 100 keywords pre-defined, lowercase, identifiers that define the language constructs.
- Example of keywords: *module, endmodule, input, output wire, and, or, not*, etc.,
- Blank spaces are ignored and names are case sensitive.

Lexical Convention

- ◆ Lexical convention are close to C++.
- Comment

```
// to the end of the line.
```

/* to */ across several lines

. Keywords are lower case letter.

the language is case sensitive

Lexical Convention

 Operator are one, two, or three characters and are use in the expressions.

just like C++.

• Identifier: specified by a letter or underscore followed by more letter or digits, or signs. identifier can up to 1024 characters

Program structure

◆ Structure
 module <module name> (< port list>);
 <declares>
 <module items>
 endmodule
 . Module name

an identifier that uniquely names the module.

. Port list

a list of input, inout and output ports which are used to other modules.

Program structure

. Declares

section specifies data objects as registers, memories and wires as well as procedural constructs such as functions and tasks.

. Module items

initial constructs
always constructs
assignment

• • • • • • • • • • • • • • • •

Test Module structure

- module <test module name>;
- ◆ // Data type declaration
- // Instantiate module (call the module that is going to be tested)
- // Apply the stimulus
- ◆ // Display results
- endmodule

Example: NAND_Gate

Truth Table

in1	in2	out
0	0	1
0	1	1
1	0	1
1	1	0

Example of gate NAND

Behavioral model of a Nand gate

```
//Behavioral model of a Nand gate
// program nand1.v
module NAND_Gate(in1, in2, out);
input in1,in2;
output out;
assign out = ~(in1&in2);
endmodule
```

Verilog - Module

- A *module* is the building block in Verilog.
- It is declared by the keyword *module* and is always terminated by the keyword *endmodule*.
- Each statement is terminated with a semicolon, but there is no semi-colon after *endmodule*.

Verilog – Module (2)

HDL Example

```
module smpl_circuit(A,B,C,x,y);
input A,B,C;
output x,y;
wire e;
and g1(e,A,B);
not g2(y,C);
or g3(x,e,y);
endmodule
```

Verilog – Gate Delays

- Sometimes it is necessary to specify the amount of delay from the input to the output of gates.
- In Verilog, the delay is specified in terms of time units and the symbol #.
- The association of a time unit with physical time is made using *timescale* compiler directive.
- Compiler directive starts with the "backquote (')" symbol. `timescale lns/100ps
- The first number specifies the *unit of measurement* for time delays.
- The second number specifies the *precision* for which the delays are rounded off, in this case to 0.1ns.

Verilog – Module (4)

```
//Description of circuit with delay
module circuit_with_delay (A,B,C,x,y);
  input A,B,C;
  output x,y;
  wire e;
  and #(30) g1(e,A,B);
  or #(20) g3(x,e,y);
  not #(10) g2(y,C);
endmodule
```

Verilog – Module (5)

- In order to simulate a circuit with HDL, it is necessary to apply inputs to the circuit for the simulator to generate an output response.
- An HDL description that provides the stimulus to a design is called a test bench.
- The *initial* statement specifies inputs between the keyword *begin* and end.
- Initially ABC=000 (A,B and C are each set to 1'b0 (one binary digit with a value 0).
- \$finish is a system task.

Verilog – Module (6)

```
module circuit_with_delay (A,B,C,x,y); input A,B,C; output x,y; wire e; and #(30) g1(e,A,B); or #(20) g3(x,e,y); not #(10) g2(y,C); endmodule
```

```
//Stimulus for simple circuit
module stimcrct;
reg A,B,C;
wire x,y;
circuit_with_delay cwd(A,B,C,x,y);
initial
 begin
    A = 1'b0; B = 1'b0; C = 1'b0;
   #100
     A = 1'b1; B = 1'b1; C = 1'b1;
   #100 $finish;
  end
endmodule
```

Verilog – Module (6)




Fig. 3-38 Simulation Output of HDL Example 3-3

In the above example, **cwd** is declared as one instance **circuit_with_delay**. (similar in concept to object<->class relationship)

Lexical Convention

 Numbers are specified in the traditional form or below.

<size><base format><number>

- Size: contains *decimal* digitals that specify the size of the constant in the number of bits.
- Base format: is the single character 'followed by one of the following characters *b(binary),d(decimal),o(octal),h(hex).*
- Number: legal digital.

Lexical Convention

• Example :

```
347 // decimal number
4'b101 // 4- bit binary number 0101
2'o12 // 2-bit octal number
5'h87f7 // 5-bit hex number h87f7
2'd83 // 2-bit decimal number
```

String in double quotes

"this is a introduction"

Verilog – Module (7)

Bitwise operators

- Bitwise NOT : ~
- Bitwise AND: &
- Bitwise OR:
- Bitwise XOR: ^
- Bitwise XNOR: ~^ or ^~

Verilog – Module (8)

Boolean Expressions:

- These are specified in Verilog HDL with a continuous assignment statement consisting of the keyword *assign* followed by a Boolean Expression.
- The earlier circuit can be specified using the statement:

```
assign x = (A\&B) | \sim C)
E.g. x = A + BC + B'D
y = B'C + BC'D'
```

Verilog – Module (9)

```
//Circuit specified with Boolean equations
module circuit_bln (x,y,A,B,C,D);
  input A,B,C,D;
  output x,y;
  assign x = A | (B & C) | (~B & C);
  assign y = (~B & C) | (B & ~C & ~D);
endmodule
```

Verilog – Module (10)

User Defined Primitives (UDP):

- The logic gates used in HDL descriptions with keywords and, or, etc., are defined by the system and are referred to as system primitives.
- The user can create additional primitives by defining them in tabular form.
- These type of circuits are referred to as user-defined primitives.

Verilog – Module (12)

UDP features

- UDP's do not use the keyword module. Instead they are declared with the keyword *primitive*.
- There can be <u>only one output</u> and it must be listed first in the port list and declared with an *output* keyword.
- There can be any number of inputs. The order in which they are listed in the *input* declaration must conform to the order in which they are given values in the table that follows.
- The truth table is enclosed within the keywords *table* and *endtable*.
- The values of the inputs are listed with a colon (:). The output is always the last entry in a row followed by a semicolon (;).
- It ends with the keyword *endprimitive*.

Verilog – Module (13)

//User defined primitive(UDP)

```
primitive crctp (x,A,B,C);
  output x;
  input A, B, C;
//\text{Truth table for } x(A,B,C) = \text{Minterms } (0,2,4,6,7)
  table
// A B C : x (Note that this is only a
  comment)
          0 0 : 1;
          0 1 : 0;
      0 1 0 : 1;
                            // Instantiate primitive
      0 1 1 : 0;
      1 0 0 : 1;
                           module declare crctp;
      1 0 1 : 0;
                               req X, V, Z;
      1 1 0 : 1;
          1 1 : 1;
                               wire w;
  endtable
endprimitive
                               crctp (w, x, y, z);
                            endmodule
```

Verilog – Module (14)

- A module can be described in any one (or a combination) of the following modeling techniques.
 - Gate-level modeling using instantiation of primitive gates and user defined modules.
 - This describes the circuit by specifying the gates and how they are connected with each other.
 - **Dataflow modeling** using continuous assignment statements with the keyword **assign**.
 - This is mostly used for describing combinational circuits.
 - **Behavioral modeling** using procedural assignment statements with keyword **always**.
 - This is used to describe digital systems at a higher level of abstraction.

Gate-Level Modeling: Predefined Primitives

- Here a circuit is specified by its logic gates and their interconnections.
- It provides a textual description of a schematic diagram.
- Verilog recognizes 12 basic gates as predefined primitives.
 - 8 are:

and, nand, or, nor, xor, xnor, not, buf

• Other 4 primitive gates are 3-state type.

Four-valued logic set

- When the gates are simulated, the system assigns a four-valued logic set to each gate:
 - **0**, 1,
 - unknown (x)
 - and high impedance (z)

Gate-level modeling: Instantiations

- When a primitive gate is incorporated into a module, we say it is *instantiated* in the module.
- In general, component instantiations are statements that reference lower-level components in the design, essentially creating unique copies (or *instances*) of those components in the higher-level module.
- ◆ Thus, a module that uses a gate in its description is said to *instantiate* the gate.

Gate-level Modeling: Vector Data

- Modeling with (multiple bit widths):
 - A vector is specified within square brackets and two numbers separated with a colon.
 - e.g. **output**[0:3] D; This declares an output vector D with 4 bits, 0 through 3.
 - wire [7:0] SUM; This declares a wire vector SUM with 8 bits numbered 7 through 0.
 - The first number listed is the most significant bit of the vector.


Gate-level Modeling: Design Methodologies


- Two or more modules can be combined to build a hierarchical description of a design.
- There are two basic types of design methodologies.
 - **Top down**: In top-down design, the top level block is defined and then sub-blocks necessary to build the top level block are identified.
 - **Bottom up**: Here the building blocks are first identified and then combine to build the top level block.
- In a top-down design, a 4-bit binary adder is defined as top-level block with 4 full adder blocks. Then we describe two half-adders that are required to create the full adder.
- In a bottom-up design, the half-adder is defined, then the full adder is constructed and the 4-bit adder is built from the full adders.


Gate-level Modeling: Bottom up Design Example

- A bottom-up hierarchical description of a 4-bit adder is described in Verilog as
 - Half adder: defined by instantiating primitive gates.
 - Then define the full adder by instantiating two half-adders.
 - Finally the third module describes 4-bit adder by instantiating 4 full adders.
- *Note:* In Verilog, one module definition cannot be placed within another module description.

4-bit Half Adder







(b)
$$S = x \oplus y$$

 $C = xy$

4-bit Full Adder




Fig. 4-8 Implementation of Full Adder with Two Half Adders and an OR Gate




Fig. 4-9 4-Bit Adder

4-bit Full Adder

```
//Gate-level hierarchical description of 4-bit adder
module halfadder (S,C,x,y);
   input x, y;
   output S,C;
   //Instantiate primitive gates
   xor (S, x, y);
   and (C, x, y);
endmodule
module fulladder (S,C,x,y,z);
   input x,y,z;
   output S,C;
   wire S1,D1,D2; //Outputs of first XOR and two AND
gates
    //Instantiate the half adders
    halfadder HA1 (S1, D1, x, y),
              HA2(S,D2,S1,z);
    or q1(C,D2,D1);
endmodule
```

4-bit Full Adder

```
module 4bit adder (S,C4,A,B,C0);
   input [3:0] A,B;
   input C0;
   output [3:0] S;
   output C4;
   wire C1, C2, C3; //Intermediate carries
   //Instantiate the full adder
   fulladder FA0 (S[0],C1,A[0],B[0],C0),
              FA1 (S[1],C2,A[1],B[1],C1),
              FA2 (S[2], C3, A[2], B[2], C2),
              FA3 (S[3],C4,A[3],B[3],C3);
endmodule
```

2 to 4 Decoder




Fig. 4-19 2-to-4-Line Decoder with Enable Input

2 to 4 Decoder

```
//Gate-level description of a 2-to-4-line decoder
module decoder gl (A,B,E,D);
   input A,B,E;
   output[0:3]D;
   wire Anot, Bnot, Enot;
   not
      n1 (Anot, A),
      n2 (Bnot, B),
      n3 (Enot, E);
   nand
      n4 (D[0], Anot, Bnot, Enot),
      n5 (D[1], Anot, B, Enot),
      n6 (D[2], A, Bnot, Enot),
      n7 (D[3], A, B, Enot);
endmodule
```

2-to-4 Line Decoder




Fig.3-14 A 2-to-4-Line Decoder

2-to-4 Line Decoder

```
//2 to 4 line decoder
module decoder 2 to 4 st v(E n, A0, A1, D0 n, D1 n,
  D2 n, D3 n);
  input E n, A0, A1;
  output D0 n, D1 n, D2 n, D3 n;
  wire A0 n, A1 n, E;
  not g0(A0 n, A0), g1(A1 n, A1), g2(E,E n);
  nand      g3(D0 n, A0 n, A1 n, E), g4(D1 n, A0, A1 n, E),
         g5(D2 n, A0 n, A1, E), g6(D3 n, A0, A1, E);
endmodule
```

Predefined Primitives: Three-State Gates

- ◆ Three-state gates have a control input that can place the gate into a high-impedance state. (symbolized by **z** in HDL).
- ◆ The **bufif1** gate behaves like a normal buffer if control=1. The output goes to a high-impedance state **z** when control=0.
- **bufif0** gate behaves in a similar way except that the high-impedance state occurs when control=1
- Two **not** gates operate in a similar manner except that the o/p is the complement of the input when the gate is not in a high impedance state.
- The gates are instantiated with the statement
 - gate name (output, input, control);

Three-State Gates





Fig. 4-31 Three-State Gates

Three-State Gates

The output of 3-state gates can be connected together to form a common output line. To identify such connections, HDL uses the keyword tri (for tri-state) to indicate that the output has multiple drivers.



```
module muxtri(A,B,sel,out);
input A,B,sel;
output OUT;
tri OUT;
bufif1 (OUT,A,sel);
bufif0 (OUT,B,sel);
endmodule
```

Three-State Gates

- Keywords wire and tri are examples of *net* data type.
- Nets represent connections between hardware elements. Their value is continuously driven by the output of the device that they represent.
- The word *net* is not a keyword, but represents a class of data types such as wire, wor, wand, tri, supply1 and supply0.
- The wire declaration is used most frequently.
- The net wor models the hardware implementation of the wired-OR configuration.
- The wand models the wired-AND configuration.
- The nets **supply1** and **supply0** represent power supply and ground.

Dataflow Modeling

- Dataflow modeling uses a number of operators that act on operands to produce desired results.
- Verilog HDL provides about 30 operator types.
- Dataflow modeling uses continuous assignments and the keyword assign.
- A continuous assignment is a statement that assigns a value to a net.
- The value assigned to the net is specified by an expression that uses operands and operators.

Dataflow Modeling (2)

```
//Dataflow description of a 2-to-4-line decoder
module decoder_df (A,B,E,D);
  input A,B,E;
  output [0:3] D;
  assign D[0] = ~(~A & ~B & ~E),
    D[1] = ~(~A & B & ~E),
    D[2] = ~(A & ~B & ~E),
    D[3] = ~(A & B & ~E);
```

endmodule

A 2-to-1 line multiplexer with data inputs A and B, select input S, and output Y is described with the continuous assignment

```
assign Y = (A \& S) | (B \& \sim S)
```

Dataflow Modeling (3)

```
//Dataflow description of 4-bit adder
module binary_adder (A,B,Cin,SUM,Cout);
  input [3:0] A,B;
  input Cin;
  output [3:0] SUM;
  output Cout;
  assign {Cout,SUM} = A + B + Cin;
endmodule
```

Dataflow Modeling (4)

- The addition logic of 4 bit adder is described by a single statement using the operators of addition and concatenation.
- ◆ The plus symbol (+) specifies the binary addition of the 4 bits of **A** with the 4 bits of **B** and the one bit of **Cin**.
- The target output is the concatenation of the output carry **Cout** and the four bits of **SUM**.
- Concatenation of operands is expressed within braces and a comma separating the operands. Thus, {Cout, SUM} represents the 5-bit result of the addition operation.

Dataflow Modeling (5)

- Dataflow Modeling provides the means of describing combinational circuits by their function rather than by their gate structure.
- Conditional operator (?:)
 condition ? true-expression : false-expression;
- A 2-to-1 line multiplexer
 assign OUT = select ? A : B;

```
//Dataflow description of 2-to-1-line mux
module mux2x1_df (A,B,select,OUT);
  input A,B,select;
  output OUT;
  assign OUT = select ? A : B;
endmodule
```

Behavioral Modeling


- Behavioral modeling represents digital circuits at a functional and algorithmic level.
- It is used mostly to describe sequential circuits, but can also be used to describe combinational circuits.
- Behavioral descriptions use the keyword **always** followed by a list of procedural assignment statements.
- The target output of procedural assignment statements must be of the **reg** data type.
- A **reg** data type retains its value until a new value is assigned.

Behavioral Modeling (2)

• The procedural assignment statements inside the **always** block are executed every time there is a change in any of the variable listed after the @ symbol. (Note that there is no ";" at the end of **always** statement)

```
//Behavioral description of 2-to-1-line multiplexer
module mux2x1_bh(A,B,select,OUT);
  input A,B,select;
  output OUT;
  reg OUT;
  always @(select or A or B)
     if (select == 1) OUT = A;
     else OUT = B;
endmodule
```

Behavioral Modeling (3)



s_1	s_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

(b) Function table

4-to-1 line multiplexer

(a) Logic diagram

Behavioral Modeling (4)

```
//Behavioral description of 4-to-1 line mux
module mux4x1 bh (i0, i1, i2, i3, select, y);
   input i0, i1, i2, i3;
   input [1:0] select;
   output y;
   reg y;
   always @(i0 or i1 or i2 or i3 or select)
            case (select)
                2'b00: y = i0;
                2'b01: y = i1;
                2'b10: y = i2;
                2'b11: y = i3;
            endcase
endmodule
```

Behavioral Modeling (5)

- In 4-to-1 line multiplexer, the select input is defined as a 2-bit vector and output y is declared as a reg data.
- The always block has a sequential block enclosed between the keywords case and endcase.
- ◆ The block is executed whenever any of the inputs listed after the @ symbol changes in value.

Writing a Test Bench

- A test bench is an HDL program used for applying stimulus to an HDL design in order to test it and observe its response during simulation.
- In addition to the always statement, test benches use the **initial** statement to provide a stimulus to the circuit under test.
- The **always** statement executes repeatedly in a loop. The initial statement executes only once starting from simulation time=0 and may continue with any operations that are delayed by a given number of units as specified by the symbol #.

Writing a Test Bench (2)

initial begin A=0; B=0; #10 A=1; #20 A=0; B=1;

end

◆ The block is enclosed between **begin** and **end**. At time=0, A and B are set to 0. 10 time units later, A is changed to 1. 20 time units later (at t=30) a is changed to 0 and B to 1.

Writing a Test Bench (2)

• Inputs to a 3-bit truth table can be generated with the initial block

```
initial begin
        D = 3'b000; repeat (7); #10 D = D +
        3'b001;
end
```

◆ The 3-bit vector D is initialized to 000 at time=0. The keyword **repeat** specifies looping statement: one is added to D seven times, once every 10 time units.

Writing a Test-Bench (3)

• A stimulus module is an HDL program that has the following form.

module testname

Declare local reg and wire identifiers

Instantiate the design module under test.

Generate stimulus using initial and always statements

Display the output response.

endmodule

- A test module typically has no inputs or outputs.
- ◆ The signals that are applied as inputs to the design module for simulation are declared in the stimulus module as local reg data type.
- The outputs of the design module that are displayed for testing are declared in the stimulus model as local wire data type.
- The module under test is then instantiated using the local identifiers.

Writing a Test-Bench (4)

module testcircuit
reg TA, TB;
wire TC;
circuit cr (TA, TB, TC);

module circuit (A, B, C);
input A, B;
output C;

The stimulus model generates inputs for the design module by declaring identifiers TA and TB as **reg** data type, and checks the output of the design unit with the **wire** identifier TC. The local identifiers are then used to instantiate the design module under test.

Writing a Test-Bench (5)

- The response to the stimulus generated by the **initial** and **always** blocks will appear at the output of the simulator as timing diagrams.
- It is also possible to display numerical outputs using Verilog *system tasks*.
 - **\$display** display one-time value of variables or strings with end-of-line return,
 - **\$write** same \$display but without going to next line.
 - **\$monitor** display variables whenever a value changes during simulation run.
 - **\$time** displays simulation time
 - **\$finish** terminates the simulation
- The syntax for \$display,\$write and \$monitor is of the form

Task-name (format-specification, argument list);

```
E.g. $display(%d %b %b, C,A,B);

$display("time = %0d A = %b B=%b",$time,A,B);
```

Example of gate NAND

- Test module test_nand for the nand1.v
- module test nand: // high level module to test nand, test_nand1.v reg a,b; wire out1; NANDGate test_nand1(a,b,out1); // call the module NAND. initial begin // apply the stimulus, test data a=0; b=0; // initial value #1 a=1; // delay one simulation cycle, then change a=1. #1 b=1; #1 a=0; #1; end initial begin // setup monitoring \$monitor("Time=%0d a=%b b=%b out1=%b", \$time,a,b,out1); end endmodule

Writing a Test-Bench (6)

```
//Stimulus for mux2x1 df
module testmux;
  reg TA, TB, TS; //inputs for mux
  wire Y; //output from mux
  mux2x1 df mx (TA, TB, TS, Y); // instantiate mux
  initial begin
     $monitor("select=%b A=%b B=%b OUT=%b", TS, TA, TB, Y);
     TS = 1; TA = 0; TB = 1;
     #10 TA = 1; TB = 0;
     #10 TS = 0;
     #10 TA = 0; TB = 1;
   end
```

endmodule

Writing a Test-Bench (7)

```
//Dataflow description of 2-to-1-line multiplexer
module mux2x1_df (A,B,select,OUT);
   input A,B,select;
   output OUT;
   assign OUT = select ? A : B;
endmodule
```

Descriptions of Circuits

- Structural Description This is directly equivalent to the schematic of a circuit and is specifically oriented to describing hardware structures using the components of a circuit.
- ◆ *Dataflow Description* This describes a circuit in terms of function rather than structure and is made up of concurrent assignment statements or their equivalent. Concurrent assignments statements are executed concurrently, i.e. in parallel whenever one of the values on the right hand side of the statement changes.

Descriptions of Circuits (2)

- ◆ *Hierarchical Description* Descriptions that represent circuits using hierarchy have multiple entities, one for each element of the Hierarchy.
- **Behavioral Description** This refers to a description of a circuit at a level higher than the logic level. This type of description is also referred to as the *register transfers level*.

2-to-4 Line Decoder – Data flow description

```
//2-to-4 Line Decoder: Dataflow
module dec_2_to_4_df(E_n,A0,A1,D0_n,D1_n,D2_n,D3_n);
   input E_n, A0, A1;
   output D0_n,D1_n,D2_n,D3_n;
   assign D0_n=~(~E_n&~A1&~A0);
   assign D1_n=~(~E_n&~A1& A0);
   assign D2_n=~(~E_n& A1&~A0);
   assign D3_n=~(~E_n& A1& A0);
endmodule
```

4-to-1 Multiplexer




Fig. 3-19 4-to-1-Line Multiplexer

4-to-1 Multiplexer

```
//4-to-1 Mux: Structural Verilog
module mux 4 to 1 st v(S,D,Y);
  input [1:0]S;
  input [3:0]D;
  output Y;
  wire [1:0] not s;
  wire [0:3]N;
  not g0 (not s[0], S[0]), g1 (not s[1], S[1]);
  and g2(N[0], not s[0], not s[1], D[0]),
      q3(N[1],S[0],not s[1],D[0]),
      q4(N[2], not s[0], S[1], D[0]),
      q5(N[3],S[0],S[1],D[0]);
  or q5(Y,N[0],N[1],N[2],N[3]);
endmodule
```

4-to-1 Multiplexer – Data Flow

```
//4-to-1 Mux: Conditional Dataflow description
module mux_4_to_1(S,D,Y);
   input [1:0]S;
   input [3:0]D;
   output Y;
   assign Y = (S==2'b00)?D[0] : (S==2'b01)?D[1] :
    (S==2'b10)?D[2] : (S==2'b11)?D[3]:1'bx;;
endmodule
```

4-to-1 Multiplexer

```
//4-to-1 Mux: Dataflow Verilog Description
module mux_4_to_1(S,D,Y);
  input [1:0]S;
  input [3:0]D;
  output Y;
  assign Y=S[1]?(S[0]?D[3]:D[2]):(S[0]?D[1]:D[0]);
endmodule
```

Adder

☐ TABLE 3-7 Truth Table of Half Adder

Inp	outs	Out	Outputs	
X	Υ	С	s	
0	0	0	0	
0	1	0	1	
1	0	0	1	
1	1	1	0	

Table 3-7 Truth Table of Half Adder

■ TABLE 3-8 Truth Table of Full Adder

Inputs			Outputs	
Х	Υ	z	С	s
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Table 3-8 Truth Table of Full Adder






Fig. 3-25 Logic Diagram of Half Adder



$$S = \overline{X} \overline{Y} Z + \overline{X} Y \overline{Z} + X \overline{Y} \overline{Z} + X Y Z$$
$$= X \bigoplus Y \bigoplus Z$$



$$C = XY + XZ + YZ$$

$$= XY + Z(X\overline{Y} + \overline{X}Y)$$

$$= XY + Z(X \oplus Y)$$

Fig. 3-26 Maps for Full Adder

4-bit Adder




Fig. 3-27 Logic Diagram of Full Adder




Fig. 3-28 4-Bit Ripple Carry Adder

// 4-bit Adder: Hierarchical Dataflow/Structural // (See Figures 3-27 and 3-28 for logic diagrams) module half adder v(x, y, s, c); input x, y; output s, c; assign $a = x ^ y;$ assign $c = x & y_i$ endmodule module full adder v(x, y, z, s, c); input x, y, z; output s, c; wire hs, hc, tc; half adder v HAl(x, y, hs, hc), HA2(hs, z, s, tc); assign $c = tc \mid hc_i$ endmodule module adder 4 v(B, A, C0, S, C4); input[3:0] B, A; input CO; output[3:0] S; output C4; wire[3:1] C; full adder v Bit0(B[0], A[0], C0, S[0], C[1]), Bit1(B[1], A[1], C[1], S[1], C[2]), Bit2(B[2], A[2], C[2], S[2], C[3]), Bit3(B[3], A[3], C[3], S[3], C4); endmodule

4-bit-Adder

4-bit Adder

```
//4-bit adder : dataflow description
module adder 4bit (A,B,C0,S,C4);
 input [3:0] A,B;
 input CO;
 output [3:0]S;
 output C4;
 assign \{C4,S\} = A + B + C0;
endmodule
```

Sequential System Design




Fig. 4-1 Block Diagram of a Sequential Circuit




Fig. 4-3 Synchronous Clocked Sequential Circuit

Sequential System Design (2)

- 1. Obtain either the state diagram or the state table from the statement of the problem.
- 2. If only a state diagram is available from step 1, obtain state table.
- 3. Assign binary codes to the states.
- 4. Derive the flip-flop input equations from the next-state entries in the encoded state table.
- 5. Derive output equations from the output entries in the state table.
- 6. Simplify the flip-flop input and output equations.
- 7. Draw the logic diagram with D flip-flops and combinational gates, as specified by the flip-flop I/O equations.

Behavioral Modeling in SSD

- There are two kinds of behavioral statements in Verilog HDL: initial and always.
- The **initial** behavior executes once beginning at time=0.
- The **always** behavior executes repeatedly and re-executes until the simulation terminates.
- A behavior is declared within a module by using the keywords **initial** or **always**, followed by a statement or a block of statements enclosed by the keywords **begin** and **end**.

Behavioral Modeling in SSD (2)

• An example of a free-running clock

```
initial begin
  clock = 1'b0;
  repeat (30);
  #10 clock = ~clock;
end

initial begin
  clock = 1'b0;
  #300 $finish;
end
always #10 clock = ~clock
```

Behavioral Modeling in SSD (3)

- The always statement can be controlled by delays that wait for a certain time or by certain conditions to become true or by events to occur.
- This type of statement is of the form:

```
always @ (event control expression)

Procedural assignment statements
```

- The event control expression specifies the condition that must occur to activate the execution of the procedural assignment statements.
- The variables in the left-hand side of the procedural statements must be of the **reg** data type and must be declared as such.


Behavioral Modeling in SSD (4)

- The statements within the block, after the event control expression, execute sequentially and the execution suspends after the last statement has executed.
- Then the always statement waits again for an event to occur.
- Two kind of events:
 - Level sensitive (E.g. in combinational circuits and in latches)
 - always @ (A or B or Reset) will cause the execution of the procedural statements in the always block if changes occur in A or B or Reset.
 - *Edge-triggered* (In synchronous sequential circuits, changes in flip-flops must occur only in response to a transition of a clock pulse.
 - always @ (posedge clock or negedge reset) will cause the execution of the procedural statements only if the clock goes through a positive transition or if the reset goes through a negative transition.

Flip-Flops and Latches

- The D-latch is transparent and responds to a change in data input with a change in output as long as control input is enabled.
- It has two inputs, D and control, and one output Q. Since Q is evaluated in a procedural statement it must be declared as **reg** type.
- Latches respond to input signals so the two inputs are listed without edge qualifiers in the event control expression following the @ symbol in the always statement.
- There is one blocking procedural assignment statement and it specifies the transfer of input D to output Q if control is true.

Latches



CD	Next state of Q
0 X	No change
1 0	Q = 0; Reset state
1 1	Q = 1; Set state

(b) Function table

```
module D_latch(Q,D,control);
  output Q;
  input D,control;
  reg Q;
  always @(control or D)
  if(control) Q = D; //Same as: if(control=1)
endmodule
```


D Flip-Flop: Edge Triger Register

```
// D (Edge Triger) Register
module D_FF (Q,D,CLK);
 output Q;
  input D,CLK;
 reg Q;
 always @(posedge CLK)
   Q = D:
endmodule
```


```
//D (Edge Triger) Registerwith asynchronous reset.
module DFF (Q,D,CLK,RST);
  output Q;
  input D,CLK,RST;
  reg Q;
  always @(posedge CLK or negedge RST)
  if (~RST) Q = 1'b0;  // Same as: if (RST = 0)
    else Q = D;
endmodule
```

D Flip-Flop with Reset

D Flip-Flop with Asynchronous Reset



(a) Circuit diagram



 $R \ C \ D \ Q \ Q'$


(b) Function table


(b) Graphic symbol

D-Flip-Flop

```
//Positive Edge triggered DFF with Reset
module DFF(CLK, RST, D, Q);
  input CLK, RST, D;
  output Q;
  reg Q;
  always@(posedge CLK or posedge RST)
    if (RST) Q <= 0;
    endmodule
```

Sequential Circuit





Sequential Circuit (2)

```
//Mealy state diagram for the circuit
module Mealy mdl (x,y,CLK,RST);
  input x,CLK,RST;
  output y;
  reg y;
  req [1:0] Prstate, Nxtstate;
  parameter S0=2'b00, S1=2'b01, S2=2'b10, S3=2'b11;
   always@(posedge CLK or negedge RST)
      if (~RST) Prstate = S0; //Initialize to
state SO
      else Prstate = Nxtstate; //Clock operations
```

Sequential Circuit (3)

```
always @ (Prstate or x) //Determine next state
         case (Prstate)
            S0: if (x) Nxtstate = S1;
            S1: if (x) Nxtstate = S3;
                  else Nxtstate = S0;
            S2: if (\sim x) Nxtstate = S0;
            S3: if (x) Nxtstate = S2;
                  else Nxtstate = S0;
         endcase
   always @ (Prstate or x) //Evaluate output
         case (Prstate)
            S0: y = 0;
            S1: if (x) y = 1'b0; else y = 1'b1;
            S2: if (x) y = 1'b0; else y = 1'b1;
            S3: if (x) y = 1'b0; else y = 1'b1;
         endcase
endmodule
```

Sequential Circuit (4)




Fig. 5-18 Sequential Circuit with JK Flip-Flop

Sequential Circuit (5)

```
//Moore state diagram (Fig. 5-19)
module Moore mdl (x, AB, CLK, RST);
   input x,CLK,RST;
  output [1:0] AB;
  reg [1:0] state;
  parameter S0=2'b00, S1=2'b01, S2=2'b10, S3=2'b11;
   always @ (posedge CLK or negedge RST)
    if (~RST) state = S0; //Initialize to state S0
    else
      case (state)
          S0: if (\sim x) state = S1;
          S1: if (x) state = S2; else state = S3;
          S2: if (\sim x) state = S3;
          S3: if (\sim x) state = S0;
      endcase
  endmodule
```

References

- 1. IEEE, 1364-1995 IEEE Standard Description Language Based on the Verilog(TM) Hardware Description Language.
- 2. Synopsys, *FPGA Compiler II/FPGA Express: Verilog HDL Reference Manual*, Version 1999.05, May 1999.
- Thomas, D. E., and P. R. Moorby, *The Verilog Hardware Description Language*, 4th Ed., Kluwer Academic Publishers, 1998.
- 4. Smith, D. R., and P. D. Franzon, *Verilog Styles for Synthesis of Digital Systems*, Prentice Hall, 2000.
- 5. Ciletti, Michael D., *Modeling, Synthesis, and Rapid Prototyping with the Verilog DHL*, Prentice Hall, 1999.
- 6. Palnitkar, Samir, *Verilog HDL: A Guide to Design and Synthesis*, Sunsoft Press, 1996.

1/24/2006

	1	
		4
		•